EAST SEARCH

7/31/04

T.	Hits Se	Search String	Databases
L1 2	2 <u>96</u> ((e	device\$1) or IC or "integrated circuit") with (test near2 (environment or setu l	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	2867 ((e	or "integrated	BM
L7 2 [.]	212 4 8	4 and (test near2 (environment or setup))	BΜ
	964261 ((e	((electronic near2 device\$1) or IC or "integrated circuit")	EPO;
		near2 (environment or setup)) with (virtual or simulat\$3 or emulat\$3))	US-PGPUB; EPO; JPO; DERWENT; IBM_
	350 30	3 or 7 or 10	US-PGPUB; EPO; JPO;
	37 11	11 and ((input near2 signal\$1) with (emulat\$3 or simulat\$3))	US-PGPUB; EPO; JPO; DERWENT;
L13 2	26 11	11 and ((output near2 signal\$1) with (evaluat\$3 or measur\$5))	US-PGPUB;
L15 1	17 11	11 and ((test near2 (environment or setup)) with (calibrat\$3 or evaluat\$3))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	15 11	11 and ((adjust\$4 or modif\$4 or modification) with ((virtual or simulat\$3) near2 (device or circı U	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L17 1	10 11	11 and ((redesign\$3 or adjust\$4 or modif\$4 or modification) with ((actual or electronic) near2 U	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	86 11	-	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
		r timer) with (time near2 interval\$1))	US-PGPUB; EPO; JPO; DERWENT; I
			US-PGPUB; EPO; JPO;
	•	.2	US-PGPUB; EPO; JPO; DERWENT; IBM_
	59 12		EPO; JPO; DERWENT; IBM_
L3 4	•	i and ((test near2 (environment or setup)) with (virtual or simulat\$3 or emulat\$3))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	34 15	5 or 16 or 17 U	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	•	11 and (((timing near2 circuit\$2) or timer) with interval\$1)	EPO; JPO; DERWENT; IBM_
	ര	9 and (test near2 (system or environment or setup))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	_	timer) with (time_near2 interval\$1))	US-PGPUB; EPO; JPO; DERWENT; I
		t driver" with (input near2 signal\$1)) or ("test receiver" with (output near2 signal\$	US-PGPUB; EPO; JPO; DERWENT; IBM_
		18	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	2 27	27 and 29	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	14 98	9 and ((test near2 (system or environment or setup)) same (((timing near2 circuit\$2) or timer) U	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
		timer) with signal)	EPO;
		with (input and output))	US-PGPUB; EPO; JPO; DERWENT;
			USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
		ster or (test\$2 near2 interface))	US-PGPUB; EPO; JPO; DERWENT;
	66 29		USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	_	11 and (tester or (tester near2 interface))	US-PGPUB; EPO; JPO; DERWENT; IBM_
		29 and 37	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
		11 and ("test driver" or "test receiver")	US-PGPUB; EPO; JPO; DERWENT; IBM
	•		
			USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L41 5	55 26	with (input and output))	US-PGPUB; EPO; JPO;
L42 6	63 26	and (test near2 driver\$1) and (test near2 receiver\$1)	JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB

2 receiver\$1) with signal wi USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
26 and ((test near2 driver\$1) with signal with input) and ((test near2 r	11 and (test near2 driver\$1) and (test near2 receiver\$1)
ß	æ
L43	L44

09/820896 Sunil Jain et al.

EAST SEARCH

7/31/04

יציום		Issue Date Current OR	Abstract
	Method and system for emulating a design under test associated with a test environment	20040610 703/28	
	Method and apparatus for conditioning of a digital pulse	20040506 714/724	
¥	Method and system for automatic recognition of simulation configurations of an integrated circ	20040205 703/14	
۲ ۲	Event based IC test system	20031120 716/6	
¥	Manufacturing method and apparatus to avoid prototype-hold in ASIC/SOC manufacturing	20031120 716/4	
A1.	Architecture and design of universal IC test system	20031120 716/4	
4	Program conversion system	20030821 700/97	
¥	Apparatus and method for evaluating tissue engineered biological material	20030731 435/4	
US 20030132768 A1 Ap	Apparatus and methods for measuring parasitic capacitance and inductance of I/O leads on a	20030717 324/754	
US 20030128042 A1 Ap	Apparatus for measuring parasitic capacitance and inductance of I/O leads on an electrical α	20030710 324/754	
_	Apparatus and methods for measuring parasitic capacitance and inductance of I/O leads on a	20030703 324/754	
	Method of designing, fabricating, testing and interconnecting an IC to external circuit nodes	20030619 716/15	
US 20030101395 A1 Sy	System for testing devices and method thereof	20030529 714/726	
	System for testing multiple devices on a single system and method thereof	20030529 714/718	
۲ ۲	Method and system for wafer and device level testing of an integrated circuit	20030424 324/765	
20030049886 A1	Electronic system modules and method of fabrication	20030313 438/106	
¥	Computing device with roll up components	20030313 345/168	
-	Wafer test apparatus including optical elements and method of using the test apparatus	20030220 324/752	
US 20030009733 A1 Re	Reduced pessimism clock gating tests for a timing analysis tool	20030109 716/6	
20030004663 A1	Facilitating comparisons between simulated and actual behavior of electronic devices	20030102 702/66	
20020194560 A1	Method of and apparatus for testing a serial differential/mixed signal device	20021219 714/724	
20020173926 A1	Method and system for wafer and device-level testing of an integrated circuit	20021121 702/120	
-	Virtual test environment	20021003 703/28	
20020143486 A1	Method and apparatus for evaluating and correcting the tester derating factor (TDF) in a test	20021003 702/117	
20020095304 A1	System, method, and apparatus for storing emissions and susceptibility information	20020718 705/1	
20020072878 A1	Deterioration diagnostic method and equipment thereof	20020613 702/183	
20020040466 A1	Automated EMC-driven layout and floor planning of electronic devices and systems	20020404 716/9	
20020040288 A1	Method for design validation of complex IC	20020404 703/17	
	System, method, and apparatus for product diagnostic and evaluation testing	20020404 324/750	
20020033706 A1	System method, and apparatus for field scanning	20020321 324/750	
US 20020002698 A1 Me	Method for verifying the design of a microprocessor	20020103 716/4	

US 20010041972 A1	TRANSACTION CLASS	20011115 703/14
US 20010037459 A1	Unal mode test access port method and apparatus Selectable dual mode test access port method and apparatus	20011101 /14//2/
US 200100027549 A1 US 20010000427 A1	Method and apparatus for testing the timing of integrated circuits Method of incorporating interconnect systems into an integrated circuit process flow	20011004 714/734 20010426 333/33
	Method and apparatus for pipeline hazard detection	20040615 714/55
6731122	Wafer test apparatus including optical elements and method of using the test apparatus	20040504 324/752
US 6721922 B1	System for electronic circuit characterization, analysis, modeling and plan development	20040413 716/1
US 6718523 B2	Reduced pessimism clock gating tests for a timing analysis tool	20040406 716/4
6684169	Facilitating comparisons between simulated and actual behavior of electronic devices	20040127 702/66
6678643	Event based semiconductor test system	20040113 703/14
6678625	Method and apparatus for a multipurpose configurable bus independent simulation bus functiv	20040113 702/117
6665826	Method and apparatus for testing the timing of integrated circuits	20031216 714/718
US 6665627 B2	Method and apparatus for evaluating and correcting the tester derating factor (TDF) in a test or similar independent to the configuration of the correction mathematical and the corrections are the corrections the correctio	20031216 702/117
666230	our idrawing for a constraint system of the vertication in the industry of the vertical system.	20030377 7 16/3
6539531	Apparatus for measuring parastic capacitative and inforciance of the responsibility and interconnection and IC to external circuit nodes.	20030313 324/156.1
6523151	Method for verifying the design of a microprocessor	20030218 716/4
6498999	Method and apparatus for design verification of an integrated circuit using a simulation test be	20021224 702/120
US 6487701 B1	System and method for AC performance tuning by thereshold voltage shifting in tubbed semic	20021126 716/4
6434517	Method and system for demonstrating simulation of a communications bus	20020813 703/21
6427217	System and method for scan assisted self-test of integrated circuits	20020730 714/733
	Interface independent test system	20020716 703/14
US 6407572 B1	System and method for testing and evaluating a device	20020618 324/765
6407566	Test module for multi-chip module simulation testing of integrated circuit packages	20020618 324/758
6370675	Semiconductor integrated circuit design and evaluation system using cycle base timing	20020409 716/6
6360192	Transaction class	20020319 703/15
US 6289476 B1	Method and apparatus for testing the timing of integrated circuits	20010911 714/718
US 6282503 B1	Logic emulation system	20010828 703/15
US 6197605 B1	Method and device for test vector analysis	20010306 438/14
US 6178533 B1	Method and system for design verification	20010123 714/739
US 6163161 A	Directed self-heating for reduction of system test time	20001219 324/760
US 6124143 A	Process monitor circuitry for integrated circuits	20000926 438/18
US 6115763 A	Multi-core chip providing external core access with regular operation function interface and pr	20000905 710/72
US 6094735 A	Speed-signaling testing for integrated circuits	20000725 714/724
US 6074426 A	Method for automatically generating behavioral environment for model checking	20000613 703/13
US 6070005 A	Logic emulation system	20000530 703/15
US 6058492 A	Method and apparatus for design verification using emulation and simulation	20000502 714/33
US 6052748 A	Analog reconstruction of asynchronously sampled signals from a digital signal processor	20000418 710/57
	Verification support system	19991123 703/28
US 5923567 A	Method and device for test vector analysis	19990713 716/2
US 5920490 A	Integrated circuit test stimulus verification and vector extraction system	19990706 716/2
5898862	Method for configuring an integrated circuit for emulation with optional on-chip emulation circu	19990427 703/28

* 1,000011 07.		19901124 / 14/33
US 5/38645 A	Hardware emulations system with delay units	19980825 703/15
US 5778004 A	Vector translator	19980707 714/724
US 5758123 A	Verification support system	19980526 703/22
US 5699554 A	Apparatus for selective operation without optional circuitry	19971216 716/4
US 5699283 A	Logic emulation system	19971216 703/15
US 5684721 A	Electronic systems and emulation and testing devices, cables, systems and methods	19971104 703/23
US 5633879 A	Method for integrated circuit design and test	19970527 714/738
US 5633812 A	Fault simulation of testing for board circuit failures	19970527 703/15
US 5557774 A	Method for making test environmental programs	19960917 703/21
US 5535223 A	Method and apparatus for the verification and testing of electrical circuits	19960709 714/744
US 5479355 A	System and method for a closed loop operation of schematic designs with electrical hardware	19951226 703/14
US 5477160 A	Module test card	19951219 324/755
US 5475624 A	Test generation by environment emulation	19951212 703/15
US 5414715 A	Method for automatic open-circuit detection	19950509 714/724
US 5410547 A	Video controller IC with built-in test circuit and method of testing	19950425 714/732
US 5371851 A	Graphical data base editor	19941206 345/501
US 5329471 A	Emulation devices, systems and methods utilizing state machines	19940712 703/23
US 4937827 A	Circuit verification accessory	19900626 714/33
US 4853626 A	Emulator probe assembly for programmable logic devices	19890801 324/754
US 4775831 A	In-line determination of presence of liquid phase moisture in sealed IC packages	19881004 324/664
US 4744084 A	Hardware modeling system and method for simulating portions of electrical circuits	19880510 714/33
US 4715046 A	Frequency agile signal generator for emulating communications environments	19871222 375/301
US 4381441 A	Methods of and apparatus for trimming film resistors	19830426 219/121.69
US 3781680 A	DIFFERENTIAL METHOD OF PHOTOCURRENT MEASUREMENT	19731225 324/123R
DE 10122252 A1	Testing and simulation of integrated circuits in a test bench environment using hardware and	20021121
US 6543034 B	Multi-environment testing method of system-on-chip (SoC) integrated circuit (IC), involves sin	20030610
US 6539341 B	Function-based tagged log information management for application specific integrated circuit	20030325
US 6498999 B	Integrated circuit design verification apparatus using computer simulation test environment, e.	20021224
DE 10122252 A	Testing and simulation of integrated circuits in a test bench environment using hardware and	20021121
US 20020143519 A	Took omittonmont and anticol alcottonia devices and anticol alcottonia	0007000